


N-Channel Enhancement Mode Field Effect Transistor





PDFN5060-8L



Product Summary

- V_{DS} 100V
- I_D 100A
- $R_{DS(ON)}$(at V_{GS}=10V) ＜6.3mΩ
- 100% EAS Tested
- 100% ▽V_{DS} Tested

General Description

- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

■ Limiting Values

Parameter	Conditions		Symbol	Min	Max	Unit
Drain-source Voltage			V_{DS}	-	100	V
Gate-source Voltage			V_{GS}	-20	20	
Continuous Drain Current (Note 1,2)	Steady-State	T_A=25℃,V_{GS}=10V	I_D	-	13.5	A
		T_A=100℃,V_{GS}=10V		-	8.5	
Continuous Drain Current (Note 1,3)	Steady-State	T_C=25℃,V_{GS}=10V,Chip limitation		-	100	
		T_C=100℃,V_{GS}=10V		-	63	
Pulsed Drain Current	T_C=25℃,t_p≤10μs		I_{DM}	-	380	
Maximum Body-Diode Continuous Current	T_C=25℃		I_S		100	
Avalanche Energy (non-repetitive)	T_J=25℃,V_G=10V, R_G=25Ω, L=0.5mH, IAS=19.5A		EAS	-	95	mJ
Total Power Dissipation (Note 1,2)	Steady-State	T_A=25℃	P_D	-	2.2	W
		T_A=100℃		-	0.89	
Total Power Dissipation (Note 1,3)	Steady-State	T_C=25℃		-	128	
		T_C=100℃		-	51	
Junction and Storage Temperature Range			T_J ,T_{STG}	-55	150	℃

■Thermal Resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient (Note 2)	Steady-State	$R_{\theta JA}$	-	56.1	℃/W
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	-	0.97	

■ Ordering Information (Example)

PREFERED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
G6D3G10H	F1	G6D3G10H	5000	10000	100000	13“ reel

■ Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V,I_D=1mA,Tj=25℃	100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=80V,V_{GS}=0V,Tj=25℃	-	-	1	μA
		V_{DS}=80V,V_{GS}=0V,Tj=125℃	-	-	100	
Gate-Source Leakage Current	I_{GSS}	V_{GS}=±20V,V_{DS}=0V,Tj=25℃	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250μA,Tj=25℃	2.2	2.9	3.7	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	V_{GS}=10V,I_D=50A,Tj=25℃	-	5.1	6.3	mΩ
Diode Forward Voltage	V_{SD}	I_S=50A,V_{GS}=0V,Tj=25℃	-	0.87	1.2	V
Gate Resistance	R_G	f=1MHz,Tj=25℃	-	1.4	-	Ω
Dynamic Parameters						
Input Capacitance	C_{iss}	V_{DS}=50V,V_{GS}=0V,f=1MHz,Tj=25℃	-	1615	-	pF
Output Capacitance	C_{oss}		-	673	-	
Reverse Transfer Capacitance	C_{rss}		-	19	-	
Switching Parameters						
Total Gate Charge	Q_g	V_{GS}=10V,V_{DS}=50V,I_D=50A,Tj=25℃	-	26.3	-	nC
Gate-Source Charge	Q_{gs}		-	9	-	
Gate-Drain Charge	Q_{gd}		-	5.7	-	
Reverse Recovery Charge	Q_{rr}	I_F=50A,di/dt=100A/μs,V_{GS}=0V,V_R=50V, Tj=25℃	-	24.6	-	nC
Reverse Recovery Time	t_{rr}		-	29.4	-	ns
Turn-on Delay Time	$t_{D(on)}$	V_{GS}=10V,V_{DS}=100V,I_D=50A,R_{GEN}=3Ω, Tj=25℃	-	12.1	-	ns
Turn-on Rise Time	t_r		-	49.1	-	
Turn-off Delay Time	$t_{D(off)}$		-	22.6	-	
Turn-off Fall Time	t_f		-	9.3	-	

Note：

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. The value of $R_{\theta JA}$ is measured with the device mounted on the 40mm*40mm*1.1mm single layer FR-4 PCB board with 1 in^2 pad of 2oz. Copper, in the still air environment with T_A=25℃.The maximum allowed junction temperature of 150℃. The value in any given application depends on the user's specific board design.
3. Thermal resistance from junction to soldering point (on the exposed drain pad).

■Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values




Figure 5. On-Resistance vs. Gate to Source Voltage; typical values




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ vs. Drain Current; typical values




Figure 8. Forward characteristics of reverse diode; typical values




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance






Figure 14. Safe Operation Area


■ PDFN5060-8L-B-1.1MM Package information




Top View
正面视图



Bottom View
背面视图



Side View
侧面视图




Suggested Solder Pad Layout
Top View


SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1		0.254 BSC	
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3		0.254 REF	
E4		0.21 REF	
L1	0.56	0.66	0.76
L2		0.50 BSC	
b	0.31	0.41	0.51
e		1.27 BSC	

Note:
1.Controlling dimension:in millimeters.
2.General tolerance:±0.10mm.
3.The pad layout is for reference purposes only.


■ PDFN5060-8L-H-1.1MM Package information




Top View
正面视图



Bottom View
背面视图



Side View
侧面视图



Suggested Solder Pad Layout
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	1.00	1.10	1.20
b	0.20	0.30	0.40
b1	0.25	0.40	0.55
C	0.15	0.25	0.35
D		5.15 BSC	
D1	3.95	4.20	4.40
D2	4.70	4.90	5.20
e		1.27 BSC	
E		6.00 BSC	
E1	3.45	3.70	3.95
E2	5.65	5.75	6.05
H		0.61 BSC	
K	1.00	1.35	1.70
L	0.05	0.13	0.21
L1	0.40	0.61	0.80

Note:
1.Controlling dimension:in millimeters.
2.General tolerance:±0.10mm.
3.The pad layout is for reference purposes only.

Notice

All products, product specifications and data are subject to change without notice to improve reliability, function or design or otherwise. Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in STARSEA's terms and conditions of sale for such products, STARSEA assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of STARSEA products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.