

Dual N-Channel Enhancement Mode Field Effect Transistor




Top View



Bottom View

PDFN3333-8L
(Dual Pad)



Product Summary

- V_{DS} 30V
- I_D 40A
- $R_{DS(ON)}$(at V_{GS}=10V) ＜9mΩ
- $R_{DS(ON)}$(at V_{GS}=4.5V) ＜13mΩ

General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power Management Functions
- Analog Switch

■ Absolute Maximum Ratings (T_J=25℃ unless otherwise noted)

Parameter			Symbol	Limit	Unit
Drain-source Voltage			V_{DS}	30	V
Gate-source Voltage			V_{GS}	±20	V
Continuous Drain Current (Note 1,2)	Steady-State	T_A=25℃, V_{GS}=10V	I_D	11	A
		T_A=100℃, V_{GS}=10V		7	
Continuous Drain Current (Note 1,3)	Steady-State	T_C=25℃, V_{GS}=10V,Chip Limitation		40	
		T_C =100℃, V_{GS}=10V		25	
Pulsed Drain Current	T_C=25℃, t_p=100μs		I_{DM}	160	A
Avalanche energy	V_G=10V, R_G=25Ω, L=0.5mH, IAS=11.9A		EAS	35.4	mJ
Total Power Dissipation (Note 1,2)	Steady-State	T_A=25℃	P_D	1.78	W
		T_A=100℃		0.71	
Total Power Dissipation (Note 1,3)	Steady-State	T_C=25℃		25	
		T_C =100℃		10	
Junction and Storage Temperature Range			T_J ,T_{STG}	-55～+150	℃

■Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient (Note 2)	Steady-State	$R_{\theta JA}$	-	70	℃/W
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	-	5	

■ Ordering Information (Example)

PREFERED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
QD9D0G03AJ	F1	9D0G03A	5000	10000	100000	13“ reel

■ Electrical Characteristics (T_J=25℃ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}= 0V, I_D=250uA	30	-	-	V
		V_{GS}= 0V, I_D=1mA	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=30V, V_{GS}=0V	-	-	1	μA
		V_{DS}=30V, V_{GS}=0V, Tj=150℃	-	-	100	
Gate-Body Leakage Current	I_{GSS}	V_{GS}= ±20V, V_{DS}=0V	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}= V_{GS}, I_D=250μA	1.0	1.5	2.0	V
Static Drain-Source On-Resistance	$R_{DS(ON)}$	V_{GS}=10V, I_D=9A	-	7.1	9	mΩ
		V_{GS}=4.5V, I_D=8.5A	-	9	13	
Diode Forward Voltage	V_{SD}	I_S=9A, V_{GS}=0V	-	0.8	1.2	V
Gate resistance	R_G	f=1MHz	-	4.2	-	Ω
Maximum Body-Diode Continuous Current	I_S		-	-	22	A
Dynamic Parameters						
Input Capacitance	C_{iss}	V_{DS}=15V, V_{GS}=0V, f=1MHz	-	740	-	pF
Output Capacitance	C_{oss}		-	210	-	
Reverse Transfer Capacitance	C_{rss}		-	16	-	
Switching Parameters						
Total Gate Charge	Q_g	V_{GS}=10V, V_{DS}=15V, I_D=9A	-	11	-	nC
Gate-Source Charge	Q_{gs}		-	2	-	
Gate-Drain Charge	Q_{gd}		-	1.4	-	
Reverse Recovery Charge	Q_{rr}	I_F=9A, di/dt=100A/us, V_{GS}=0V, V_R=15V	-	6	-	nC
Reverse Recovery Time	t_{rr}		-	13.2	-	ns
Turn-on Delay Time	$t_{D(on)}$	V_{GS}=10V, V_{DS}=15V, I_D=9A, R_{GEN}=3Ω	-	6.7	-	ns
Turn-on Rise Time	t_r		-	2.1	-	
Turn-off Delay Time	$t_{D(off)}$		-	19.4	-	
Turn-off fall Time	t_f		-	4.5	-	

Note:

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
2. The value of $R_{\theta JA}$ is measured with the device mounted on the 40mm*40mm*1.1mm single layer FR-4 PCB board with 1 in^2 pad of 2oz. Copper, in the still air environment with TA =25℃.The maximum allowed junction temperature of 150℃. The value in any given application depends on the user's specific board design.
3. Thermal resistance from junction to soldering point (on the exposed drain pad).

■Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance






Figure 14. Safe Operation Area


■ PDFN3333-8L-Dual Package information




TOP VIEW



BOTTOM VIEW



SIDE VIEW



SUGGESTED SOLDER PAD LAYOUT

DIMENSIONS				
SYMBOL	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.028	0.033	0.700	0.850
A1	0.000	0.002	0.000	0.050
b	0.008	0.016	0.200	0.400
c	0.004	0.010	0.100	0.250
D	0.124	0.136	3.150	3.450
D1	0.118	0.130	3.000	3.300
D2	0.033	0.049	0.840	1.240
D3	0.089	0.104	2.250	2.650
E	0.124	0.136	3.150	3.450
E1	0.114	0.126	2.900	3.200
E2	0.061	0.076	1.540	1.940
E3	0.011	0.026	0.280	0.650
E4	0.022 REF		0.570 REF	
E5	0.008 REF		0.200 REF	
e	0.026 BSC		0.650 BSC	
L	0.012	0.020	0.300	0.500

UNIT：mm

NOTE:
1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

Notice

All products, product specifications and data are subject to change without notice to improve reliability, function or design or otherwise.Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in STARSEA's terms and conditions of sale for such products, STARSEA assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of STARSEA products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.